


Fig. 1

2/10

10/031811

Fig.2






Fig.3

4/10

10/031811




Fig.4

10/031811

5/10




Fig.5A




Fig. 5B

7/10

10/031811




Fig.6A




Fig. 6B

9/10

10/031811

Prefix		Bit vector
A	9.20/14	<u>0000 1001 0001 01</u>
B	9.20.157/24	0000 1001 0001 01 <u>00 1001 1101</u>
C	9.20.136.16/28	0000 1001 0001 0100 1000 <u>1000 0001</u>
D	9.20.155/24	0000 1001 0001 0100 1001 <u>1011</u>




Fig.7

10/10

10/031811

Prefix		Bit vector
A	9.20/14	<u>0000 1001 0001 01</u>
B	9.20.157/24	<u>0000 1001 0001 0100 1001 1101</u>
C	9.20.136.16/28	<u>0000 1001 0001 0100 1000 1000 0001</u>
D	9.20.155/24	<u>0000 1001 0001 0100 1001 1011</u>




Fig.8